Intel shows off new 22-nanometer wafer

At the Intel Developer Forum in San Francisco, Intel CEO Paul Otellini shows off a silicon wafer housing chips made with 22-nanometer process technology. Chips made on that process will be ready for market in 2011.

Newsletters

You have been successfully signed up. To sign up for more newsletters or to manage your account, visit the Newsletter Subscription Center.
Subscription failed.
See All
See All