Business
Intel shows off new 22-nanometer wafer
At the Intel Developer Forum in San Francisco, Intel CEO Paul Otellini shows off a silicon wafer housing chips made with 22-nanometer process technology. Chips made on that process will be ready for market in 2011.
![zd-defaultauthor-zdnet-staff.jpg](https://www.zdnet.com/a/img/resize/7087afe5cd89377807bbbc5fd0463fbab2ff251b/2014/12/04/e51c8bfa-7b73-11e4-9a74-d4ae52e95e57/zd-defaultauthor-zdnet-staff.jpg?auto=webp&fit=crop&frame=1&height=192&width=192)